


# TPS74901 3A, Low Dropout Linear Regulator With Programmable Soft-Start

## 1 Features


- $V_{OUT}$  range: 0.8V to 3.6V
- Ultra-low  $V_{IN}$  range: 0.8V to 5.5V
- $V_{BIAS}$  range: 2.7V to 5.5V
- Low dropout: 120mV (typical) at 3A
- Power-good (PG) output allows supply monitoring or provides a sequencing signal for other supplies
- Accuracy over line, load, and temperature: 1% (new chip)
- Accuracy over line, load, and temperature: 2% (legacy chip)
- Adjustable start-up in-rush control
- $V_{BIAS}$  permits low  $V_{IN}$  operation with good transient response
- Stable with any output capacitor  $\geq 2.2\mu\text{F}$
- Packages:
  - Small, 3mm  $\times$  3mm  $\times$  1mm VSON
  - 5mm  $\times$  5mm  $\times$  1mm VQFN and DDPAK-7
- Active high enable

## 2 Applications

- [Network attached storage - enterprise](#)
- [Rack servers](#)
- [Network interface cards \(NIC\)](#)
- [Merchant network and server PSU](#)



### Typical Application Circuit (Adjustable)



### Turn-On Response

## 3 Description

The TPS74901 low-dropout (LDO) linear regulator provides an easy-to-use, robust power management solution for a wide variety of applications. User-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current during start-up. The soft-start is monotonic and designed for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility allows a solution to be configured that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with special start-up requirements.

A precision reference and error amplifier deliver 2% accuracy over load, line, temperature, and process. The device is stable with any type of capacitor  $\geq 2.2\mu\text{F}$ , and the device is fully specified from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The TPS74901 is offered in a small (3mm  $\times$  3mm) VSON package and a small (5mm  $\times$  5mm) VQFN package, yielding a highly compact total solution size. The device is also available in a DDPAK-7 package.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TPS74901	RGW (VQFN, 20)	5mm $\times$ 5mm
	KTW (DDPAK/TO-263, 7)	8.89mm $\times$ 10.1mm
	DRC (VSON, 10)	3mm $\times$ 3mm

- (1) For more information, see the [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>20</b>
<b>2 Applications</b> .....	<b>1</b>	7.1 Application Information.....	20
<b>3 Description</b> .....	<b>1</b>	7.2 Typical Application.....	24
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.3 Power Supply Recommendations.....	25
<b>5 Specifications</b> .....	<b>4</b>	7.4 Layout.....	25
5.1 Absolute Maximum Ratings.....	4	<b>8 Device and Documentation Support</b> .....	<b>30</b>
5.2 ESD Ratings.....	4	8.1 Device Support.....	30
5.3 Recommended Operating Conditions.....	4	8.2 Documentation Support.....	30
5.4 Thermal Information.....	5	8.3 Receiving Notification of Documentation Updates....	30
5.5 Electrical Characteristics.....	5	8.4 Support Resources.....	30
5.6 Typical Characteristics: $I_{OUT} = 50\text{mA}$ .....	8	8.5 Trademarks.....	30
5.7 Typical Characteristics: $I_{OUT} = 1\text{ A}$ .....	14	8.6 Electrostatic Discharge Caution.....	31
<b>6 Detailed Description</b> .....	<b>16</b>	8.7 Glossary.....	31
6.1 Overview.....	16	<b>9 Revision History</b> .....	<b>31</b>
6.2 Functional Block Diagrams.....	16	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>31</b>
6.3 Feature Description.....	17		
6.4 Device Functional Modes.....	19		

## 4 Pin Configuration and Functions




Figure 4-1. RGW Package, 20-Pin VQFN (Top View)




Figure 4-2. KTW Package (Legacy Chip), 7-Pin DDPK/TO-263 (Top View)




Figure 4-3. DRC Package, 10-Pin VSON With Thermal Pad (Top View)

Table 4-1. Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	DDPAK/TO-263	VQFN	VSON		
BIAS	6	10	4	I	Bias input voltage for error amplifier, reference, and internal control circuits.
EN	7	11	5	I	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
FB	2	16	8	I	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
GND	4	12	6	—	Ground
IN	5	5, 6, 7, 8	1, 2	I	Unregulated input to the device.
NC	—	2, 3, 4, 13, 14, 17	—	—	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
OUT	3	1, 18, 19, 20	9, 10	O	Regulated output voltage. A small capacitor (total typical capacitance $\geq 2.2\mu\text{F}$ , ceramic) is needed from this pin to ground to assure stability.
PG	—	9	3	O	Power-good (PG) is an open-drain, active-high output that indicates the status of $V_{\text{OUT}}$ . When $V_{\text{OUT}}$ exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When $V_{\text{OUT}}$ is below this threshold the pin is driven to a low-impedance state. A pullup resistor from 10k $\Omega$ to 1M $\Omega$ must be connected from this pin to a supply up to 5.5V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
SS	1	15	7	—	Soft-start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 100 $\mu\text{s}$ .
Thermal Pad				—	Solder to the ground plane for increased thermal performance.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{IN}$ , $V_{BIAS}$	Input voltage	−0.3	6	V
$V_{EN}$	Enable voltage	−0.3	6	V
$V_{PG}$	Power-good voltage	−0.3	6	V
$I_{PG}$	PG sink current	0	1.5	mA
$V_{SS}$	Soft-start voltage	−0.3	6	V
$V_{FB}$	Feedback voltage	−0.3	6	V
$V_{OUT}$	Output voltage	−0.3	$V_{IN} + 0.3$	V
$I_{OUT}$	Maximum output current	Internally limited		
	Output short-circuit duration	Indefinite		
$P_{DISS}$	Continuous total power dissipation	See Thermal Information		
$T_J$	Junction Temperature	−40	150	°C
$T_{stg}$	Storage Temperature	−55	150	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input supply voltage	$V_{OUT} + V_{DO}$ ( $V_{IN}$ )		5.5	V
$V_{EN}$	Enable supply voltage			5.5	V
$V_{BIAS}$ <sup>(1)</sup>	BIAS supply voltage	$V_{OUT} + V_{DO}$ ( $V_{BIAS}$ ) <sup>(2)</sup>		5.5	V
$V_{OUT}$	Output voltage	0.8		3.6	V
$I_{OUT}$	Output current	0		3	A
$C_{OUT}$	Output capacitor	2.2			μF
$C_{IN}$	Input capacitor <sup>(3)</sup>	1			μF
$C_{BIAS}$	Bias capacitor	0.1	1		μF
$T_J$	Operating junction temperature	−40		125	°C

- (1) BIAS supply is required when  $V_{IN}$  is below  $V_{OUT} + 1.62$  V.  
 (2)  $V_{BIAS}$  has a minimum voltage of 2.7 V or  $V_{OUT} + V_{DO}$  ( $V_{BIAS}$ ), whichever is higher.  
 (3) If  $V_{IN}$  and  $V_{BIAS}$  are connected to the same supply, the recommended minimum capacitor for the supply is 4.7 μF.

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS749					UNIT
		RGW (VQFN)	RGW (VQFN) <sup>(2)</sup>	KTW (TO-263)	DRC (VSON)	DRC (VSON) <sup>(2)</sup>	
		20 PINS	20 PINS	7 PINS	10 PINS	10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	38.1	34.7	33.8	48.1	47.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	36.3	31	35.9	60.3	63.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	17.5	13.5	25	22.4	19.5	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.7	1.4	6	1.0	4.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	17.6	13.5	23.6	22.6	19.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.2	3.6	N/A	4.3	3.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics application report](#).

(2) New Chip.

## 5.5 Electrical Characteristics

at V<sub>EN</sub> = 1.1 V, V<sub>IN</sub> = V<sub>OUT</sub> + 0.3 V, C<sub>BIAS</sub> = 0.1 μF, C<sub>IN</sub> = C<sub>OUT</sub> = 10 μF, C<sub>NR</sub> = 1 nF, I<sub>OUT</sub> = 50 mA, V<sub>BIAS</sub> = 5.0 V, and T<sub>J</sub> = –40°C to 125°C, (unless otherwise noted); typical values are at T<sub>J</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REF</sub>	Internal reference (Adj.) T <sub>A</sub> = +25°C	0.798	0.802	0.806	V
V <sub>OUT</sub>	Output voltage range V <sub>IN</sub> = 5V, I <sub>OUT</sub> = 3A	V <sub>REF</sub>		3.6	V
V <sub>OUT</sub>	Accuracy (RGW and SON packages) <sup>(1)</sup>	V <sub>OUT</sub> + 2.2V ≤ V <sub>BIAS</sub> ≤ 5.5 V, 50mA ≤ I <sub>OUT</sub> ≤ 3A (Legacy Chip)	–2	±0.5	2
		V <sub>OUT</sub> + 2.2V ≤ V <sub>BIAS</sub> ≤ 5.5V, 50mA ≤ I <sub>OUT</sub> ≤ 3A (New Chip)	–1	±0.3	1
	Accuracy (KTW package) <sup>(1)</sup>	V <sub>OUT</sub> + 2.4V ≤ V <sub>BIAS</sub> ≤ 5.5V, 50mA ≤ I <sub>OUT</sub> ≤ 3A (Legacy Chip Only)	–2	±0.5	2
ΔV <sub>OUT(ΔVIN)</sub>	Line regulation	V <sub>OUT(nom)</sub> + 0.3 ≤ V <sub>IN</sub> ≤ 5.5V (Legacy Chip)	0.03		%V
		V <sub>OUT(nom)</sub> + 0.3 ≤ V <sub>IN</sub> ≤ 5.5V (New Chip)	0.001		
ΔV <sub>OUT(ΔIOUT)</sub>	Load regulation	50mA ≤ I <sub>OUT</sub> ≤ 3A	0.09		%/A
V <sub>DO</sub>	V <sub>IN</sub> dropout voltage <sup>(2)</sup>	I <sub>OUT</sub> = 3A, V <sub>BIAS</sub> – V <sub>OUT(nom)</sub> ≥ 3.25V <sup>(3)</sup> (Legacy Chip)	120	280	mV
		I <sub>OUT</sub> = 3A, V <sub>BIAS</sub> – V <sub>OUT(nom)</sub> ≥ 3.25V <sup>(3)</sup> (New Chip)	120	200	
	V <sub>BIAS</sub> dropout voltage <sup>(2)</sup>	I <sub>OUT</sub> = 3A, V <sub>IN</sub> = V <sub>BIAS</sub> (Legacy Chip)	1.31	1.75	V
		I <sub>OUT</sub> = 3A, V <sub>IN</sub> = V <sub>BIAS</sub> (New Chip)	1.45	1.6	
I <sub>CL</sub>	Current limit	V <sub>OUT</sub> = 80% × V <sub>OUT(nom)</sub> , RGW Package	3.9	4.6	5.5
		V <sub>OUT</sub> = 80% × V <sub>OUT(nom)</sub> , KTW Package	3.8	4.6	5.5
I <sub>BIAS</sub>	BIAS pin current	Legacy Chip	1	2	mA
		New Chip	1	1.2	
I <sub>SHDN</sub>	Shutdown supply current (I <sub>GND</sub> )	V <sub>EN</sub> ≤ 0.4V (Legacy Chip)	1	50	μA
I <sub>SHDN (smart enable)</sub>		V <sub>EN</sub> ≤ 0.4V, V <sub>IN</sub> = V <sub>BIAS</sub> = 5.5V (New Chip)	0.85	2.75	

## 5.5 Electrical Characteristics (continued)

at  $V_{EN} = 1.1\text{ V}$ ,  $V_{IN} = V_{OUT} + 0.3\text{ V}$ ,  $C_{BIAS} = 0.1\text{ }\mu\text{F}$ ,  $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{NR} = 1\text{ nF}$ ,  $I_{OUT} = 50\text{ mA}$ ,  $V_{BIAS} = 5.0\text{ V}$ , and  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted); typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>FB</sub>	Feedback pin current	Legacy Chip	−1	0.15	1	μA
		New Chip	−30	0.15	30	nA
PSRR	Power-supply rejection (V <sub>IN</sub> to V <sub>OUT</sub> )	1 kHz, I <sub>OUT</sub> = 1.5A, V <sub>IN</sub> = 1.8 V, V <sub>OUT</sub> = 1.5V	60			dB
		300 kHz, I <sub>OUT</sub> = 1.5A, V <sub>IN</sub> = 1.8V, V <sub>OUT</sub> = 1.5V	30			
	Power-supply rejection (V <sub>BIAS</sub> to V <sub>OUT</sub> )	1kHz, I <sub>OUT</sub> = 1.5A, V <sub>IN</sub> = 1.8V, V <sub>OUT</sub> = 1.5V (Legacy Chip)	50			dB
		1kHz, I <sub>OUT</sub> = 1.5A, V <sub>IN</sub> = 1.8V, V <sub>OUT</sub> = 1.5V (New Chip)	57			
		300kHz, I <sub>OUT</sub> = 1.5A, V <sub>IN</sub> = 1.8V, V <sub>OUT</sub> = 1.5V (Legacy Chip)	30			
		300kHz, I <sub>OUT</sub> = 1.5A, V <sub>IN</sub> = 1.8V, V <sub>OUT</sub> = 1.5V (New Chip)	49			
V <sub>n</sub>	Output noise voltage	BW = 100Hz to 100kHz, I <sub>OUT</sub> = 3A, C <sub>SS</sub> = 1nF (Legacy Chip)	25			μVrms x Vout
		BW = 100 Hz to 100 kHz, I <sub>OUT</sub> = 3A, C <sub>SS</sub> = 1nF (New Chip)	20			
t <sub>STR</sub>	Minimum start-up time	R <sub>LOAD</sub> for I <sub>OUT</sub> = 1A, C <sub>SS</sub> = open (Legacy Chip)	200			μs
		R <sub>LOAD</sub> for I <sub>OUT</sub> = 1A, C <sub>SS</sub> = open (New Chip)	250			
I <sub>SS</sub>	Soft-start charging current	V <sub>SS</sub> = 0.4V (Legacy Chip)	440			nA
		V <sub>SS</sub> = 0.4V (New Chip)	530			
V <sub>EN(hi)</sub>	Enable input high level		1.1		5.5	V
V <sub>EN(lo)</sub>	Enable input low level		0		0.4	V
V <sub>EN(hys)</sub>	Enable pin hysteresis			50		mV
V <sub>EN(dg)</sub>	Enable pin deglitch time			20		μs
I <sub>EN</sub>	Enable pin current	V <sub>EN</sub> = 5V (Legacy Chip)		0.1	1	μA
		V <sub>EN</sub> = 5V (New Chip)		0.1	0.25	
V <sub>IT</sub>	PG trip threshold	V <sub>OUT</sub> decreasing	85	90	94	%V <sub>OUT</sub>
V <sub>HYS</sub>	PG trip hysteresis			3		
V <sub>PG(lo)</sub>	PG output low voltage	I <sub>PG</sub> = 1mA (sinking), V <sub>OUT</sub> < V <sub>IT</sub> (Legacy Chip)			0.3	V
		I <sub>PG</sub> = 1mA (sinking), V <sub>OUT</sub> < V <sub>IT</sub> (New Chip)			0.12	
I <sub>PG(lkg)</sub>	PG leakage current	V <sub>PG</sub> = 5.25V, V <sub>OUT</sub> > V <sub>IT</sub> (Legacy Chip)		0.1	1	μA
		V <sub>PG</sub> = 5.25V, V <sub>OUT</sub> > V <sub>IT</sub> (New Chip)		0.001	0.05	
T <sub>J</sub>	Operating junction temperature		−40		125	°C
T <sub>SD</sub>	Thermal shutdown temperature	Shutdown, temperature increasing		165		°C
		Reset, temperature decreasing		140		

## 5.5 Electrical Characteristics (continued)

at  $V_{EN} = 1.1\text{ V}$ ,  $V_{IN} = V_{OUT} + 0.3\text{ V}$ ,  $C_{BIAS} = 0.1\text{ }\mu\text{F}$ ,  $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{NR} = 1\text{ nF}$ ,  $I_{OUT} = 50\text{ mA}$ ,  $V_{BIAS} = 5.0\text{ V}$ , and  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted); typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{PULLDOWN}$	$V_{BIAS} = 5\text{ V}$ , $V_{EN} = 0\text{ V}$		0.83		k $\Omega$

- (1) Adjustable devices tested at 0.8 V; resistor tolerance is not taken into account.
- (2) Dropout is defined as the voltage from  $V_{IN}$  to  $V_{OUT}$  when  $V_{OUT}$  is 3% below nominal.
- (3) 3.25 V is a test condition of this device and can be adjusted by referring to Figure 5-11.

## 5.6 Typical Characteristics: $I_{OUT} = 50\text{mA}$

at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




Figure 5-1.  $V_{IN}$  Line Regulation




Figure 5-2.  $V_{IN}$  Line Regulation




Figure 5-3.  $V_{BIAS}$  Line Regulation




Figure 5-4.  $V_{BIAS}$  Line Regulation




Figure 5-5. Load Regulation at Light Load




Figure 5-6. Load Regulation at Light Load



## 5.6 Typical Characteristics: $I_{OUT} = 50\text{mA}$ (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




Figure 5-7. Load Regulation




Figure 5-8. Load Regulation




Figure 5-9.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )




Figure 5-10.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )




Figure 5-11.  $V_{IN}$  Dropout Voltage vs  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )




Figure 5-12.  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )

## 5.6 Typical Characteristics: $I_{OUT} = 50\text{mA}$ (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




Figure 5-13.  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )




Figure 5-14.  $V_{BIAS}$  PSRR vs Frequency




Figure 5-15.  $V_{BIAS}$  PSRR vs Frequency




Figure 5-16.  $V_{IN}$  PSRR vs Frequency




Figure 5-17.  $V_{IN}$  PSRR vs Frequency




Figure 5-18.  $V_{IN}$  PSRR vs ( $V_{IN} - V_{OUT}$ )

## 5.6 Typical Characteristics: $I_{OUT} = 50\text{mA}$ (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




Figure 5-19.  $V_{IN}$  PSRR vs  $(V_{IN} - V_{OUT})$




Figure 5-20. Noise Spectral Density




Figure 5-21. Noise Spectral Density




Figure 5-22. BIAS Pin Current vs  $I_{OUT}$  and Temperature ( $T_J$ )




Figure 5-23. BIAS Pin Current vs Output Current and Temperature ( $T_J$ )




Figure 5-24. BIAS Pin Current vs  $V_{BIAS}$  and Temperature ( $T_J$ )

## 5.6 Typical Characteristics: $I_{OUT} = 50\text{mA}$ (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




Figure 5-25. BIAS Pin Current vs  $V_{BIAS}$  and Temperature ( $T_J$ )




Figure 5-26. Soft-Start Charging Current ( $I_{SS}$ ) vs Temperature ( $T_J$ )




Figure 5-27. Soft-Start Charging Current ( $I_{SS}$ ) vs Temperature ( $T_J$ )




Figure 5-28. Low-Level PG Voltage vs Current




Figure 5-29. Low-Level PG Voltage vs Current




Figure 5-30. Current Limit vs ( $V_{BIAS} - V_{OUT}$ )

## 5.6 Typical Characteristics: $I_{OUT} = 50\text{mA}$ (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)






Figure 5-31. Current Limit vs ( $V_{BIAS} - V_{OUT}$ )

## 5.7 Typical Characteristics: $I_{OUT} = 1\text{ A}$


at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 1\text{A}$ ,  $V_{EN} = V_{IN} = 1.8\text{V}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




Legacy chip

Figure 5-32.  $V_{BIAS}$  Line Transient


New chip

Figure 5-33.  $V_{BIAS}$  Line Transient

Legacy chip


Figure 5-34.  $V_{IN}$  Line Transient

New chip

Figure 5-35.  $V_{IN}$  Line Transient

Legacy chip

Figure 5-36. Output Load Transient Response




New chip


Figure 5-37. Output Load Transient Response

## 5.7 Typical Characteristics: $I_{OUT} = 1\text{ A}$ (continued)


at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 1\text{A}$ ,  $V_{EN} = V_{IN} = 1.8\text{V}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




**Figure 5-38. Turn-On Response**



**Figure 5-39. Turn-On Response**



**Figure 5-40. Power-Up and Power-Down**



**Figure 5-41. Power-Up, Power-Down**

## 6 Detailed Description

### 6.1 Overview

The TPS74901 is a low-dropout (LDO) regulator that features soft-start capabilities. This regulator uses a low-current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very-low input and output voltages.

Using an NMOS pass transistor offers several critical advantages for many applications. Unlike a p-channel metal-oxide-semiconductor field effect transistor (PMOS) topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS74901 to be stable with any capacitor with a value of 2.2 $\mu$ F or greater. Transient response is also superior to PMOS topologies, particularly for low  $V_{IN}$  applications.

The TPS74901 features a programmable voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits start-up inrush currents that can be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low  $V_{IN}$  and  $V_{OUT}$  capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor-intensive systems.

### 6.2 Functional Block Diagrams





Figure 6-1. Legacy Chip Functional Block Diagram





**Figure 6-2. New Chip Functional Block Diagram**

## 6.3 Feature Description

### 6.3.1 Enable and Shutdown

The enable (EN) pin is active high and is compatible with standard digital-signaling levels.  $V_{EN}$  below 0.4V turns the regulator off and  $V_{EN}$  above 1.1V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slowly ramping analog signals. This configuration allows the TPS74901 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50mV of hysteresis and a deglitch circuit to help avoid ON-OFF cycling because of small glitches in the  $V_{EN}$  signal.

The enable threshold is typically 0.8V and varies with temperature and process variations. Temperature variation is approximately  $-1\text{mV}/^\circ\text{C}$ ; process variation accounts for most of the rest of the variation to the 0.4V and 1.1V limits. If precise turn-on timing is required, a fast rise-time signal must be used to enable the TPS74901.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, then connect EN as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

The TPS749 has an internal active pulldown circuit that connects the output to GND through an 833Ω resistor when the device is disabled. This resistor discharges the output with a time constant of:

$$\tau = \left( \frac{833 \times R_L}{833 + R_L} \right) \times C_{OUT}$$

### 6.3.2 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5.5V or lower rail through an external pullup resistor. This pin requires at least 1.1V on  $V_{BIAS}$  to have a valid output. The PG output is high-impedance when  $V_{OUT}$  is greater than  $V_{IT} + V_{HYS}$ . If  $V_{OUT}$  drops below  $V_{IT}$  or if  $V_{BIAS}$  drops below 1.9V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1mA, so the pullup resistor for PG must be in the range of 10k $\Omega$  to 1M $\Omega$ . PG is only provided on the VQFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

### 6.3.3 Internal Current Limit

The TPS74901 features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 4A and maintain regulation. The current limit responds in approximately 10 $\mu$ s to reduce the current during a short-circuit fault.

The internal current-limit protection circuitry of the TPS74901 is designed to protect against overload conditions. This circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS74901 above the rated current degrades device reliability.

### 6.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heat sinking. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS74901 is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS74901 into thermal shutdown degrades device reliability.

## 6.4 Device Functional Modes

Table 6-1 lists the conditions that lead to the different modes of operation.

**Table 6-1. Device Functional Mode Comparison**

OPERATING MODE	PARAMETER				
	$V_{IN}$	$V_{EN}$	$V_{BIAS}$	$I_{OUT}$	$T_J$
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} \geq V_{OUT} + V_{DO}(V_{BIAS})$	$I_{OUT} < I_{CL}$	$T_J < 125^{\circ}\text{C}$
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} < V_{OUT} + V_{DO}(V_{BIAS})$	—	$T_J < 125^{\circ}\text{C}$
Disabled mode (any true condition disables the device)		$V_{EN} < V_{EN(low)}$	$V_{BIAS} < V_{BIAS(UVLO)}$	—	$T_J > 165^{\circ}\text{C}$

### 6.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage and bias voltage are both at least at the respective minimum specifications
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold
- The output current is less than the current limit
- The device junction temperature is less than the maximum specified junction temperature

### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass transistor is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

### 6.4.3 Disabled

The device is disabled under the following conditions:

- The input or bias voltages are below the respective minimum specifications
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold
- The device junction temperature is greater than the thermal shutdown temperature

## 7 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

#### 7.1.1 Input, Output, and BIAS Capacitor Requirements

The device is designed to be stable for all available types of and values of output capacitors  $\geq 2.2\mu\text{F}$ . The device is also stable with multiple capacitors in parallel, which can be of any type or value.

The capacitance required on the IN and BIAS pin strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for  $V_{\text{IN}}$  and  $V_{\text{BIAS}}$  is  $1\mu\text{F}$ . If  $V_{\text{IN}}$  and  $V_{\text{BIAS}}$  are connected to the same supply, the recommended minimum capacitor for  $V_{\text{BIAS}}$  is  $4.7\mu\text{F}$ . Good quality, low-ESR capacitors must be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors must be placed as close as possible to the pins for optimum performance.


#### 7.1.2 Transient Response

The TPS74901 is designed to have excellent transient response for most applications with a small amount of output capacitance. In some cases, the transient response can be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance otherwise does. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient event; see [Figure 5-36](#) in the [Typical Characteristics](#) section. Because the TPS74901 is stable with output capacitors as low as  $2.2\mu\text{F}$ , many applications can need very little capacitance at the LDO output. For these applications, local bypass capacitance for the powered device can be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.

#### 7.1.3 Dropout Voltage


The TPS74901 offers very low dropout performance, making the device designed for high-current low  $V_{\text{IN}}$  and low  $V_{\text{OUT}}$  applications. The low dropout of the TPS74901 allows the device to be used in place of a DC/DC converter and still achieve good efficiencies. This capability provides designers with the power architecture for applications to achieve the smallest, simplest, and lowest-cost solution.

There are two different specifications for dropout voltage with the TPS74901. The first specification (see [Figure 7-1](#)) is referred to as  $V_{\text{IN}}$  dropout and is used when an external bias voltage is applied to achieve low dropout. This specification assumes that  $V_{\text{BIAS}}$  is at least 3.25V above  $V_{\text{OUT}}$ , which is the case for  $V_{\text{BIAS}}$  when powered by a 5V rail with 5% tolerance and with  $V_{\text{OUT}} = 1.5\text{V}$  (3.25V is a test condition of this device and can be adjusted by referring to [Figure 5-11](#)). If  $V_{\text{BIAS}}$  is higher than  $V_{\text{OUT}} + 3.25\text{V}$ ,  $V_{\text{IN}}$  dropout is less than specified.



**Figure 7-1. Typical Application of the TPS74901 Using an Auxiliary Bias Rail**

The second specification (shown in [Figure 7-2](#)) is referred to as  $V_{BIAS}$  dropout and is applied to applications where IN and BIAS are tied together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because  $V_{BIAS}$  provides the gate drive to the pass transistor; therefore,  $V_{BIAS}$  must be 1.75V above  $V_{OUT}$ . Because of this usage, IN and BIAS tied together easily consume a huge amount of power. Pay attention not to exceed the power rating of the device package.



**Figure 7-2. Typical Application of the TPS74901 Without an Auxiliary Bias**

### 7.1.4 Output Noise

The TPS74901 provides low-output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a 0.001μF soft-start capacitor, the output noise is reduced by half and is typically 30μV<sub>RMS</sub> for a 1.2V output (10Hz to 100kHz). Further increasing  $C_{SS}$  has little effect on noise. Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a 0.001μF soft-start capacitor is given in [Equation 1](#).

$$V_N(\mu V_{RMS}) = 25 \left( \frac{\mu V_{RMS}}{V} \right) \times V_{OUT}(V) \quad (1)$$

The low-output noise of the TPS74901 makes the device a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

### 7.1.5 Programmable Soft-Start

The TPS74901 features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor ( $C_{SS}$ ). This feature is important for many applications because power-up initialization problems are eliminated when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transient events to the input power bus.

To achieve a linear and monotonic soft-start, the TPS74901 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time is dependent on the soft-start charging current ( $I_{SS}$ ), soft-start capacitance ( $C_{SS}$ ), and the internal reference voltage ( $V_{REF}$ ), and can be calculated using [Equation 2](#).

$$t_{SS} = \frac{(V_{REF} \times C_{SS})}{I_{SS}} \quad (2)$$

If large output capacitors are used, the device current limit ( $I_{CL}$ ) and the output capacitor can set the start-up time. In this case, the start-up time is given by [Equation 3](#):

$$t_{SSCL} = \frac{(V_{OUT(NOM)} \times C_{OUT})}{I_{CL(MIN)}} \quad (3)$$

where:

- $V_{OUT(NOM)}$  is the nominal set output voltage
- $C_{OUT}$  is the output capacitance
- $I_{CL(MIN)}$  is the minimum current limit for the device

In applications where monotonic start-up is required, the soft-start time given by [Equation 2](#) must be set to be greater than [Equation 3](#).

The maximum recommended soft-start capacitor is 0.015 $\mu$ F. Larger soft-start capacitors can be used and do not damage the device; however, the soft-start capacitor discharge circuit can possibly be unable to fully discharge the soft-start capacitor when enabled. Soft-start capacitors larger than 0.015 $\mu$ F can be a problem in applications where the enable pin must be rapidly pulsed while still requiring the device to soft-start from ground.  $C_{SS}$  must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. See [Table 7-1](#) for suggested soft-start capacitor values.

**Table 7-1. Standard Capacitor Values for Programming the Soft-Start Time**

$C_{SS}^{(1)}$	SOFT-START TIME (Legacy Chip)	SOFT-START TIME (New Chip)
Open	0.1ms	0.25ms
270pF	0.5ms	0.4ms
560pF	1ms	0.8ms
2.7nF	5ms	4.1ms
5.6nF	10ms	8.5ms
0.01 $\mu$ F	18ms	15ms

(1)  $t_{SS}(s) = 0.8 \times C_{SS}(F) / I_{SS}$ , where  $t_{SS}(s)$  = soft-start time in seconds.


Another option for setting the start-up rate is to use a feedforward capacitor. See the [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note](#) for more information.

### 7.1.6 Sequencing Requirements

$V_{IN}$ ,  $V_{BIAS}$ , and  $V_{EN}$  can be sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Connecting EN to IN is acceptable for most applications as long as  $V_{IN}$  is greater than 1.1V, and the ramp rate of  $V_{IN}$  and  $V_{BIAS}$  is faster than the set soft-start ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output tracks the slower supply minus the dropout voltage until the set output voltage is reached. If EN is connected to BIAS, the device soft-starts as programmed, provided that  $V_{IN}$  is present before  $V_{BIAS}$ . If  $V_{BIAS}$  and  $V_{EN}$  are present before  $V_{IN}$  is applied and the set soft-start time has expired, then  $V_{OUT}$  tracks  $V_{IN}$ . If the soft-start time has not expired, the output tracks  $V_{IN}$  until  $V_{OUT}$  reaches the value set by the charging soft-start capacitor. [Figure 7-3](#) shows the use of an RC delay circuit to hold off  $V_{EN}$  until  $V_{BIAS}$  has ramped. This technique can also be used to drive EN from  $V_{IN}$ . An external control signal can also be used to enable the device after  $V_{IN}$  and  $V_{BIAS}$  are present.

#### Note

When  $V_{BIAS}$  and  $V_{EN}$  are present and  $V_{IN}$  is not supplied, this device outputs approximately 50 $\mu$ A of current from OUT. Although this condition does not cause any damage to the device, the output current can charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10k $\Omega$ .



**Figure 7-3. Soft-Start Delay Using an RC Circuit on Enable**

## 7.2 Typical Application

Figure 7-4 shows the typical application circuit for the TPS74901 adjustable output device.

$R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 7-4. Table 7-2 lists sample resistor values of common output voltages. To achieve the maximum accuracy specifications,  $R_2$  must be  $\leq 4.99\text{k}\Omega$ .




Figure 7-4. Typical Application Circuit for the TPS74901 (Adjustable)

Table 7-2. Standard 1% Resistor Values for Programming the Output Voltage<sup>(1)</sup>

$R_1$ (k $\Omega$ )	$R_2$ (k $\Omega$ )	$V_{OUT}$ (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

(1)  $V_{OUT} = 0.8 \times (1 + R_1 / R_2)$ .

### 7.2.1 Design Requirements


The goal of this design is to create a 1.2V rail at 3A with minimal external components from a 1.5V rail.

### 7.2.2 Detailed Design Procedure


First choose the bias, which must be at least 1.75V above the output voltage. A 3.3V rail is used to achieve this minimum voltage. For a minimal external component count and size, select the minimum capacitor sizes.  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 1\mu\text{F}$ , and a  $C_{OUT} = 10\mu\text{F}$ . The  $C_{OUT}$  value was chosen to improve transient response. Using Table 7-2,  $R_1$  is set to 2.49k $\Omega$  and  $R_2$  is set to 4.99k $\Omega$  to create a 1.2V rail. The pullup resistor for PG is set to 10k $\Omega$ .



### 7.2.3 Application Curves



**Figure 7-5.  $V_{IN}$  PSRR vs  $(V_{IN} - V_{OUT})$**



**Figure 7-6. Noise Spectral Density**

## 7.3 Power Supply Recommendations

The TPS74901 is designed to operate from an input voltage from 1.1V to 5.5V, provided the bias rail is at least 1.75V higher than the input supply. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally.

Connect a low-output impedance power supply directly to the IN pin of the TPS74901. This supply must have at least 1μF of capacitance near the IN pin for stability. A supply with similar requirements must also be connected directly to the bias rail with a separate 1μF or larger capacitor.

If the IN pin is tied to the bias pin, a minimum 4.7μF of capacitance is needed for stability.

To increase the overall PSRR of the solution at higher frequencies, use a PI-filter or ferrite bead before the input capacitor.

## 7.4 Layout

### 7.4.1 Layout Guidelines

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, connect the capacitance on IN and BIAS as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, connect the top side of  $R_1$  in [Figure 7-4](#) as close as possible to the load. If BIAS is connected to IN, connect BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turn-on response.

#### 7.4.1.1 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions, and can be calculated using [Equation 4](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$


Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VQFN (RGW) package, the primary conduction path for heat is through the exposed pad to the PCB. The pad can be connected to ground or left floating; however, the pad must be attached to an appropriate amount

of copper PCB area to ensure the device does not overheat. On the DDPAK (KTW) package, the primary conduction path for heat is through the tab to the PCB. Connect that tab to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be estimated using Equation 5:

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (5)$$

Knowing the maximum  $R_{\theta JA}$ , the minimum amount of PCB copper area needed for appropriate heat sinking can be estimated using Figure 7-7.



$R_{\theta JA}$  value at board size of 9 in<sup>2</sup> (that is, 3 inches × 3 inches) is a JEDEC standard.

**Figure 7-7.  $R_{\theta JA}$  versus Board Size**

Figure 7-7 shows the variation of  $R_{\theta JA}$  as a function of ground plane copper area in the board. Figure 7-7 is intended only as a guideline to demonstrate the affects of heat spreading in the ground plane; do not use Figure 7-7 to estimate actual thermal performance in real application environments.

#### Note

When the device is mounted on an application PCB, TI strongly recommends using  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the [Thermal Considerations](#) section.

#### 7.4.1.2 Thermal Considerations

A better method of estimating the thermal measure comes from using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as shown in Equation 6. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{\theta JA}$ . The junction temperature can be estimated with the corresponding formulas given in Equation 6.

$$\begin{aligned} \Psi_{JT}: T_J &= T_T + \Psi_{JT} \cdot P_D \\ \Psi_{JB}: T_J &= T_B + \Psi_{JB} \cdot P_D \end{aligned} \quad (6)$$


where:

- $P_D$  is the power dissipation shown by Equation 4
- $T_T$  is the temperature at the center-top of the device package
- $T_B$  is the PCB temperature measured 1mm away from the device package *on the PCB surface* (see Figure 7-8)

### Note

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the [Using New Thermal Metrics application note](#), available for download at [www.ti.com](http://www.ti.com).




- A.  $T_T$  is measured at the center of both the X- and Y-dimensional axes.
- B.  $T_B$  is measured below the package lead on the PCB surface.

**Figure 7-8. Measuring Points for  $T_T$  and  $T_B$**

Compared with  $R_{\theta JA}$ , the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$  are less independent of board size but do have a small dependency on board size and layout. Figure 7-9 shows characteristic performance of  $\Psi_{JT}$  and  $\Psi_{JB}$  versus board size.


Referring to Figure 7-9, the RGW package thermal performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point symmetric to the center of a device. In the KTW package, for example (see Figure 7-8), silicon is not beneath the measuring point of  $T_T$  that is the center of the X and Y dimension, so that  $\Psi_{JT}$  has a dependency. Also, because of that non-point symmetry, device heat distribution on the PCB is not point symmetric either, so that  $\Psi_{JB}$  has a greater dependency on board size and layout.



**Figure 7-9.  $\Psi_{JT}$  and  $\Psi_{JB}$  versus Board Size**

For a more detailed discussion of why TI does not recommend using  $R_{\theta JC(top)}$  to determine thermal characteristics, see the [Using New Thermal Metrics application note](#), available for download at [www.ti.com](http://www.ti.com). Also, see the [IC Package Thermal Metrics application note](#) (also available on the TI website) for further information.

### 7.4.2 Layout Example



**Figure 7-10. Layout Schematic (RGW Package)**

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Device Nomenclature

**Table 8-1. Device Nomenclature**

PRODUCT <sup>(1)</sup>	V <sub>OUT</sub>
TPS74901yyyzM3	<p><b>y</b> is the package designator.  <b>z</b> is the package quantity.  <b>M3</b> is a suffix designator for devices that only use the latest manufacturing flow (CSO: RFB). Devices without this suffix ship with the legacy chip (CSO: DLN) or the new chip (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is used. The device performance for new and legacy chips is denoted throughout the document.</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](http://www.ti.com).

#### 8.1.2 Development Support

##### 8.1.2.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS74901. The [TPS74901EVM-210 evaluation module](#) and related user's guide ([SLVU190](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

##### 8.1.2.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS74901 is available through the product folders under *Tools & Software*.

### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Using New Thermal Metrics applicatin note](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application note](#)
- Texas Instruments, [Ultimate Regulation with Fixed Output Version of TPS742xx/TPS743xx/TPS744xx application note](#)
- Texas Instruments, [Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator application note](#)
- Texas Instruments, [TPS74901EVM-210 user's guide](#)

#### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

#### 8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision J (April 2023) to Revision K (June 2024)	Page
• Changed M3 references to <i>new chip</i> Added: <i>Accuracy over line, load, and temperature: 1% (new chip)</i> in <i>Description</i> section.....	1
• Added (Legacy Chip) to KTW package.....	3
• Changed <i>Typical Characteristics: I<sub>OUT</sub> = 50mA</i> section and added new chip curves.....	8
• Changed <i>Typical Characteristics: I<sub>OUT</sub> = 1 A</i> section, added new chip curves side by side to legacy curves..	14
• Changed <i>Legacy Chip Functional Block Diagram</i> to include pulldown resistor for legacy chip and added <i>New Chip Functional Block Diagram</i> .....	16
• Added active pulldown circuit discussion and equation to <i>Enable and Shutdown</i> section.....	17
• Added <i>SOFT-START TIME (New Chip)</i> column and changed footnote in <i>Standard Capacitor Values for Programming the Soft-Start Time</i> table.....	22
• Added feed-forward capacitor discussion to <i>Programmable Soft-Start</i> section.....	22
• Changed <i>Application Curves</i> section to only show new chip curves.....	25
• Changed last sentence of <i>Layout Recommendations and Power Dissipation</i> section; added <a href="#">Figure 7-7</a> .....	25
• Deleted (previously numbered) Figure 35 through Figure 39.....	26
• Added <i>Device Nomenclature</i> section.....	30

Changes from Revision I (May 2016) to Revision J (April 2023)	Page
• <i>Updated the numbering format for tables, figures, and cross-references throughout the document</i> .....	1
• Added M3-suffix devices to document.....	1
• Added links to <i>Applications</i> section.....	1

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS74901DRCR</a>	Active	Production	VSON (DRC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
<a href="#">TPS74901DRCRM3</a>	Active	Production	VSON (DRC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
<a href="#">TPS74901DRCT</a>	Active	Production	VSON (DRC)   10	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
<a href="#">TPS74901KTWR</a>	Active	Production	DDPAK/TO-263 (KTW)   7	500   LARGE T&R	Yes	Call TI   Sn	Level-2-260C-1 YEAR	-40 to 125	TPS74901
<a href="#">TPS74901RGWR</a>	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901
<a href="#">TPS74901RGWRM3</a>	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901
<a href="#">TPS74901RGWT</a>	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU   NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74901DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901DRCRM3	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74901RGWRM3	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74901RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74901DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS74901DRCRM3	VSON	DRC	10	3000	367.0	367.0	35.0
TPS74901DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS74901RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74901RGWRM3	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74901RGWT	VQFN	RGW	20	250	210.0	185.0	35.0

## KTW (R-PSFM-G7)

## PLASTIC FLANGE-MOUNT



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Lead width and height dimensions apply to the plated lead.
  - Leads are not allowed above the Datum B.
  - Stand-off height is measured from lead tip with reference to Datum B.
  - Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".
  - Cross-hatch indicates exposed metal surface.
  - Falls within JEDEC MO-169 with the exception of the dimensions indicated.

## GENERIC PACKAGE VIEW


**RGW 20**

**VQFN - 1 mm max height**


5 x 5, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4227157/A




## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

### VQFN - 1 mm max height


[illegible]

SCALE: 15X



4219039/A 06/2018

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
75% PRINTED COVERAGE BY AREA  
SCALE: 15X

4219039/A 06/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## GENERIC PACKAGE VIEW

**DRC 10**

**VSON - 1 mm max height**

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226193/A



4218878/B 07/2018

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

**DRC0010J**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated